Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

Intel's prior CEO, Brian Krzanich, mentioned that 7-nanometer will have "2.4x the compaction ratio" of 10 nm. This puts the 7-nanometer node at around 202-250 million transistors per square millimeter.

https://en.wikichip.org/wiki/7_nm_lithography_process#P1276



Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: